Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interfacial layer for high resolution lithography (HRL) and high speed input/output (IO or I/O) architectures

Interfacial layer for high resolution lithography (HRL) and high speed input/output (IO or I/O) architectures

US Patent 11445616 · Granted Sep 13, 2022

Estimated economic value: $14,653,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Substrates having adhesion promotor layers and related methods2025
Glass substrates having transverse capacitors for use with semiconductor package2025
Glass substrates having transverse capacitors for use with semiconductor package2025
Solder interconnect hierarchy for heterogeneous electronic device packaging2025
Electroless plating process2025
Electroless plating process2025
Microelectronic assemblies including interconnects with different solder materia2025
Capacitors in through glass vias2025
Capacitors in through glass vias2025
Methods and apparatus to reduce defects in interconnects between semiconductor d2025
Package with underfill containment barrier2025
Chiplet first architecture for die tiling applications2025