Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Compact 3D stacked-CFET architecture for complex logic cells

Compact 3D stacked-CFET architecture for complex logic cells

US Patent 11437376 · Granted Sep 6, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for wafer alignment2025
Method for chuck compensation via wafer shape control2025
Wafer chuck designs and methods for retaining a processing liquid on a surface o2025
Wet-dry bilayer resist2025
Method to form narrow slot contacts2025
In-situ lithography pattern enhancement with localized stress treatment tuning u2025
Inverted top-tier FET for multi-tier gate-on-gate 3-dimension integration (3Di)2025
Inverted top-tier FET for multi-tier gate-on-gate 3-dimension integration (3Di)2025
Tapered device for lateral gate all around devices2025
Tapered device for lateral gate all around devices2025
Tapered device for lateral gate all around devices2025
Hybrid patterning-bonding semiconductor tool2025