Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual-damascene zero-misalignment-via process for semiconductor packaging

Dual-damascene zero-misalignment-via process for semiconductor packaging

US Patent 11264307 · Granted Mar 1, 2022

Estimated economic value: $16,941,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flexible die to floor planning with bump pitch scale through glass core via pitc2025
Flexible die to floor planning with bump pitch scale through glass core via pitc2025
Photonic interconnect and components in glass2025
Photonic interconnect and components in glass2025
Integrated optical coupler2025
Integrated optical coupler2025
Substrate integrated thin film capacitors using amorphous high-k dielectrics2025
Substrate integrated thin film capacitors using amorphous high-k dielectrics2025
Cooling of conformal power delivery structures2025
Faraday rotator interconnect as a through-via configuration in a patch architect2025
Faraday rotator interconnect as a through-via configuration in a patch architect2025
Glass substrates having transverse capacitors for use with semiconductor package2025