Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Transistor having stacked source/drain regions with formation assistance regions and multi-region wrap-around source/drain contacts

Transistor having stacked source/drain regions with formation assistance regions and multi-region wrap-around source/drain contacts

US Patent 11211452 · Granted Dec 28, 2021

Estimated economic value: $7,175,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reduced capacitance between power via bar and gates2025
Dielectric tuning of negative capacitance in dual channel field effect transisto2025
Backside self aligned skip via2025
Source/drain contact at tight cell boundary2025
Wrap around metal via structure2025
Vertical transport field effect transistor (VTFET) with backside wraparound cont2025
TSV and backside power distribution structure2025
Vertically stacked FET with strained channel2025
Vertically stacked FET with strained channel2025
Wraparound contact with reduced distance to channel2025
Wraparound contact with reduced distance to channel2025
Nanowire source/drain formation for nanosheet device2025