{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Performing threshold voltage offset bin selection by package for memory devices", "item": "https://www.patentleaderboard.com/patent/11211128"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Performing threshold voltage offset bin selection by package for memory devices

Performing threshold voltage offset bin selection by package for memory devices

US Patent 11211128 · Granted Dec 28, 2021

Estimated economic value: $20,140,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Program refresh with gate-induced drain leakage2025
Mitigating slow read disturb in a memory sub-system2025
Mitigating slow read disturb in a memory sub-system2025
Buffer allocation for reducing block transit penalty2025
Iterative bit flip decoding utilizing different bit flip states2025
Error decoding with soft redundant array of independent NAND (RAIN)2025
Multiple-pass programming of memory cells using temporary parity generation2025
Tracking and refreshing state metrics in memory sub-systems2025
Tracking and refreshing state metrics in memory sub-systems2025
Temporary parity buffer allocation for zones in a parity group2025
Generating semi-soft bit data during corrective read operations in memory device2025
Adaptive integrity scan rates in a memory sub-system based on block health metri2025