Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Register renaming of a shareable instruction operand cache

Register renaming of a shareable instruction operand cache

US Patent 10891135 · Granted Jan 12, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Explicit lockstep for functional safety2025
Compressing translation lookaside buffer (TLB) tags using a TLB metadata buffer 2025
Periodic receiver clock data recovery with dynamic data edge2024
Filtering remote data synchronization barrier (DSB) instruction execution in pro2024
Compressing translation lookaside buffer (TLB) tags using a TLB metadata buffer 2024
Latency management in synchronization events2024
Micro-operation cache using predictive allocation2021
Memory load to load fusing2021
Method to avoid cache access conflict between load and fill2020
Tininess prediction and handler engine for smooth handling of numeric underflow2019
Memory load to load fusing2019
Instruction prefetcher dynamically controlled by readily available prefetcher ac2019