Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Instruction prefetcher dynamically controlled by readily available prefetcher accuracy

Instruction prefetcher dynamically controlled by readily available prefetcher accuracy

US Patent 10296463 · Granted May 21, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Explicit lockstep for functional safety2025
Compressing translation lookaside buffer (TLB) tags using a TLB metadata buffer 2025
Filtering remote data synchronization barrier (DSB) instruction execution in pro2024
Compressing translation lookaside buffer (TLB) tags using a TLB metadata buffer 2024
Latency management in synchronization events2024
Memory load to load fusing2021
Register renaming of a shareable instruction operand cache2021
Method to avoid cache access conflict between load and fill2020
Memory load to load fusing2019
Memory load and arithmetic load unit (ALU) fusing2019
Methods and apparatus related to processor sleep states2016
Accelerated cache rinse when preparing a power state transition2016