Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Filtering remote data synchronization barrier (DSB) instruction execution in processor-based devices

Filtering remote data synchronization barrier (DSB) instruction execution in processor-based devices

US Patent 12135652 · Granted Nov 5, 2024

Estimated economic value: $41,801,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Explicit lockstep for functional safety2025
Compressing data portions in a translation lookaside buffer2025
Compressing translation lookaside buffer (TLB) tags using a TLB metadata buffer 2025
Compressing translation lookaside buffer (TLB) tags using a TLB metadata buffer 2025
Compressing translation lookaside buffer (TLB) tags using a TLB metadata buffer 2025
Controlling data allocation to storage circuitry2024
Compressing translation lookaside buffer (TLB) tags using a TLB metadata buffer 2024
Compressing translation lookaside buffer (TLB) tags using a TLB metadata buffer 2024
Compressing translation lookaside buffer (TLB) tags using a TLB metadata buffer 2024
Latency management in synchronization events2024
Latency management in synchronization events2024
Latency management in synchronization events2024