Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus related to processor sleep states

Methods and apparatus related to processor sleep states

US Patent 9383801 · Granted Jul 5, 2016

Estimated economic value: $2,704,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Storing indications of cleared cache lines2025
Segmented non-contiguous reverse map table2025
Method of task transition between heterogenous processors2025
Explicit lockstep for functional safety2025
Protection against branch target buffer poisoning by a management layer2025
Runtime flushing to persistency in heterogenous systems2025
Dynamically controlled cache rinsing2025
Secure direct memory access2025
Systems and methods for sharing memory across clusters of directly connected nod2025
Compressing translation lookaside buffer (TLB) tags using a TLB metadata buffer 2025
On-demand IP initialization within power states2025
Device and method for two-stage transitioning between reduced power states2025