| 12174747 |
Last level cache access during non-Cstate self refresh |
Benjamin Tsien, Chintan S. Patel, Guhan Krishnan, Sreenath Thangarajan |
2024-12-24 |
| 12068082 |
Systems and methods for enhanced networking and remote communications |
Sanjay Subramanian, Jan Kasal, Paramesh Vaidyanathan, Oren Kodish |
2024-08-20 |
| 11568998 |
Systems and methods for enhanced networking and remote communications |
Sanjay Subramanian, Jan Kasal, Paramesh Vaidyanathan, Oren Kodish |
2023-01-31 |
| 9423847 |
Method and apparatus for transitioning a system to an active disconnect state |
Alexander J. Branover, Krishna Sai Bernucho, Maurice B. Steinman, Ming L. So, Mom-Eng Ng +8 more |
2016-08-23 |
| 9383801 |
Methods and apparatus related to processor sleep states |
Alexander J. Branover, Paul Kitchin, David A. Kaplan |
2016-07-05 |
| 9182999 |
Reintialization of a processing system from volatile memory upon resuming from a low-power state |
Krishna Sai Bernucho, Alexander J. Branover, Paul Kitchin, Ronald Perez, Sonu Arora |
2015-11-10 |
| 8862909 |
System and method for determining a power estimate for an I/O controller based on monitored activity levels and adjusting power limit of processing units by comparing the power estimate with an assigned power limit for the I/O controller |
Alexander J. Branover, Madhu Saravana Sibi Govindan, Guhan Krishnan, Hemant R. Mohapatra |
2014-10-14 |
| 8250354 |
Method and apparatus for making a processor sideband interface adhere to secure mode restrictions |
Wallace Paul Montgomery, Geoffrey S. Strongin |
2012-08-21 |
| 7917726 |
Using an IOMMU to create memory archetypes |
Mark Hummel, Geoffrey S. Strongin |
2011-03-29 |
| 7882330 |
Virtualizing an IOMMU |
Michael Haertel, Mark Hummel, Geoffrey S. Strongin, Mitchell Alsup |
2011-02-01 |
| 7873770 |
Filtering and remapping interrupts |
Mark Hummel, Andrew G. Kegel |
2011-01-18 |
| 7849287 |
Efficiently controlling special memory mapped system accesses |
Mark Hummel, Andrew G. Kegel |
2010-12-07 |
| 7809923 |
Direct memory access (DMA) address translation in an input/output memory management unit (IOMMU) |
Mark Hummel, Geoffrey S. Strongin, Mitchell Alsup, Michael Haertel |
2010-10-05 |
| 7673116 |
Input/output memory management unit that implements memory attributes based on translation data |
Mark Hummel, Geoffrey S. Strongin |
2010-03-02 |
| 7653803 |
Address translation for input/output (I/O) devices and interrupt remapping for I/O devices in an I/O memory management unit (IOMMU) |
Mark Hummel, Geoffrey S. Strongin, Mitchell Alsup, Michael Haertel |
2010-01-26 |
| 7613898 |
Virtualizing an IOMMU |
Michael Haertel, Mark Hummel, Geoffrey S. Strongin, Mitchell Alsup |
2009-11-03 |
| 7548999 |
Chained hybrid input/output memory management unit |
Michael Haertel, Mark Hummel, Geoffrey S. Strongin, Mitchell Alsup |
2009-06-16 |
| 7543131 |
Controlling an I/O MMU |
Mark Hummel, Geoffrey S. Strongin, Mitchell Alsup, Michael Haertel |
2009-06-02 |
| 7516247 |
Avoiding silent data corruption and data leakage in a virtual environment with multiple guests |
Mark Hummel, Geoffrey S. Strongin, Mitchell Alsup, Michael Haertel |
2009-04-07 |
| 7480784 |
Ensuring deadlock free operation for peer to peer traffic in an input/output memory management unit (IOMMU) |
Mark Hummel, Michael Haertel, Mitchell Alsup, William A. Hughes, Geoffrey S. Strongin |
2009-01-20 |
| 7155553 |
PCI express to PCI translation bridge |
Kevin Main, Jeffrey Enoch |
2006-12-26 |
| 7028130 |
Generating multiple traffic classes on a PCI Express fabric from PCI devices |
Kevin Main |
2006-04-11 |
| 7013358 |
System for signaling serialized interrupts using message signaled interrupts |
Kevin Main |
2006-03-14 |
