Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Minimizing traversal of a processor reorder buffer (ROB) for register rename map table (RMT) state recovery for interrupted instruction recovery in a processor

Minimizing traversal of a processor reorder buffer (ROB) for register rename map table (RMT) state recovery for interrupted instruction recovery in a processor

US Patent 10877768 · Granted Dec 29, 2020

Estimated economic value: $251,937,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic reconfiguration of a multi-core processor to a unified core2025
Hydrocarbon pyrolysis of feeds containing sulfur2025
Processes and systems for upgrading a hydrocarbon2025
Obsoleting values stored in registers in a processor based on processing obsoles2023
Reach matrix scheduler circuit for scheduling instructions to be executed in a p2023
Reach matrix scheduler circuit for scheduling instructions to be executed in a p2023
Reach matrix scheduler circuit for scheduling instructions to be executed in a p2023
Tracking exact convergence to guide the recovery process in response to a mispre2023
Tracking exact convergence to guide the recovery process in response to a mispre2023
Restoring speculative history used for making speculative predictions for instru2023
Restoring speculative history used for making speculative predictions for instru2023
Method, apparatus, and system for reducing live readiness calculations in reserv2023