Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Supperlatice channel included in a trench

Supperlatice channel included in a trench

US Patent 10847619 · Granted Nov 24, 2020

Estimated economic value: $25,522,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowire transistor fabrication with hardmask layers2025
Nanowire transistor fabrication with hardmask layers2025
Staggered vertically spaced integrated circuit line metallization with different2025
Capacitor with dual dielectric layers2025
Subtractively patterned interconnect structures for integrated circuits2025
Conductive contacts wrapped around epitaxial source or drain regions2025
Capacitor with an electrically conductive layer coupled with a metal layer of th2025
Gate-all-around integrated circuit structures having germanium-diffused nanoribb2025
Co-deposition of titanium and silicon for improved silicon germanium source and 2025
Compositional engineering of Schottky diode2025
Transistor gate trench engineering to decrease capacitance and resistance2025
Transistor gate trench engineering to decrease capacitance and resistance2025