Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Coreless package architecture for multi-chip opto-electronics

Coreless package architecture for multi-chip opto-electronics

US Patent 10845552 · Granted Nov 24, 2020

Estimated economic value: $25,522,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Microelectronic assemblies with communication networks2025
Packaging architecture with intermediate routing layers2025
Substrate integrated thin film capacitors using amorphous high-k dielectrics2025
Apparatus and method of manufacturing a vertically disaggregated photonic device2025
Cooling of conformal power delivery structures2025
Ground via clustering for crosstalk mitigation2025
Ultra-thin, hyper-density semiconductor packages2025
Fine-grained disaggregated server architecture2025
Dummy cell designs for nanosheet devices2025
Device, method and system to mitigate stress on hybrid bonds in a multi-tier arr2025
Nanosheet sizing for power delivery2025
Selective interconnects in back-end-of-line metallization stacks of integrated c2025