Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimizing library cells with wiring in metallization layers

Optimizing library cells with wiring in metallization layers

US Patent 10796056 · Granted Oct 6, 2020

Estimated economic value: $81,398,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Inverted top-tier FET for multi-tier gate-on-gate 3-dimension integration (3Di)2025
Capacitor integrated with memory element of memory cell2025
Tapered device for lateral gate all around devices2025
Replacement buried power rail in backside power delivery2025
Array backtracking angle adjusting method and apparatus, and storage medium2025
Self-aligned method for vertical recess for 3D device integration2025
Performance test bench device for centrifugal compressor under variable working 2025
Pulse generator, error check and scrub (ECS) circuit and memory2025
Power wall integration for multiple stacked devices2025
Interdigitated device stack2025
Monolithic formation of a set of interconnects below active devices2025
Wiring in diffusion breaks in an integrated circuit2025