Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Providing efficient handling of memory array failures in processor-based systems

Providing efficient handling of memory array failures in processor-based systems

US Patent 10541044 · Granted Jan 21, 2020

Estimated economic value: $24,171,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Host device caching of flash memory address mappings2025
Treating main memory as a collection of tagged cache lines for trace logging2025
Systems and methods for managing dirty data2025
Cache-line retention hint information for conditional write instruction2025
Selective recording of multiuser calls2025
System and method for updating memory tables2025
Mechanism to enhance endurance in universal flash storage devices2025
Method, apparatus, and system for storing memory encryption realm key IDs2024
Efficiently replacing software breakpoint instructions in processor-based device2024
Process dedicated in-memory translation lookaside buffers (TLBs) (mTLBs) for aug2024
Tracking memory block access frequency in processor-based devices2024
Obsoleting values stored in registers in a processor based on processing obsoles2023