Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Precise invalidation of virtually tagged caches

Precise invalidation of virtually tagged caches

US Patent 10318436 · Granted Jun 11, 2019

Estimated economic value: $21,100,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Treating main memory as a collection of tagged cache lines for trace logging2025
Cache-line retention hint information for conditional write instruction2025
Accelerating fetch target queue (FTQ) processing in a processor2025
Methods and circuitry for efficient management of local branch history registers2025
Method, apparatus, and system for storing memory encryption realm key IDs2024
Efficiently replacing software breakpoint instructions in processor-based device2024
Process dedicated in-memory translation lookaside buffers (TLBs) (mTLBs) for aug2024
Selectively updating branch predictors for loops executed from loop buffers in a2024
Providing extended branch target buffer (BTB) entries for storing trunk branch m2024
Tracking memory block access frequency in processor-based devices2024
Obsoleting values stored in registers in a processor based on processing obsoles2023
Obsoleting values stored in registers in a processor based on processing obsoles2023