Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for making a semiconductor device with nanowire and aligned external and internal spacers

Method for making a semiconductor device with nanowire and aligned external and internal spacers

US Patent 10217849 · Granted Feb 26, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for manufacturing a SOI or SiGeOI type semiconductor-on-insulator substra2025
Method for manufacturing a transistor with a gate-all-around structure2025
Microelectronic device with two field-effect transistors2025
Semiconductor substrate polishing method2025
Three-dimensional structure of memories for in-memory computing2025
Architecture with stacked N and P transistors with a channel structure formed of2025
Method for modifying the strain state of a block of a semiconducting material2025
Method for modifying a strain state of at least one semiconductor layer2024
Semiconductor structure comprising a buried porous layer for RF applications2024
Low-temperature method for transfer and healing of a semiconductor layer2024
Method for fabricating a doped region of a microelectronic device2024
Method for manufacturing a doped zone of a microelectronic device2024