Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Photoresist design layout pattern proximity correction through fast edge placement error prediction via a physics-based etch profile modeling framework

Photoresist design layout pattern proximity correction through fast edge placement error prediction via a physics-based etch profile modeling framework

US Patent 10197908 · Granted Feb 5, 2019

Estimated economic value: $44,467,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Photoresist development with halide chemistries2025
Photoresist development with halide chemistries2025
Pulsing RF coils of a plasma chamber in reverse synchronization2025
Symmetric coupling of coil to direct-drive radiofrequency power supplies2025
Tin oxide films in semiconductor device manufacturing2025
RF pulsing within pulsing for semiconductor RF plasma processing2025
Tin oxide films in semiconductor device manufacturing2025
Making transmission control protocol (TCP) sessions robust in a socket replicati2025
Computing device component monitoring system2025
Communication, authentication, and validation using LoRaWAN protocol2025
Eliminating yield impact of stochastics in lithography2025
Systems and methods for achieving peak ion energy enhancement with a low angular2025