Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low insertion loss package pin structure and method

Low insertion loss package pin structure and method

US Patent 10038259 · Granted Jul 31, 2018

Estimated economic value: $15,644,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Frame for coupling of a thermal management device to a printed circuit board2025
Heat spreader for a semiconductor package2025
Cryptographic device, system and method thereof2025
Chip package with near-die integrated passive device2024
Secure communications using loop-based authentication flow2024
Encryption and decryption techniques using shuffle function2024
Secure hardware signature and related methods and applications2024
Fanout integration for stacked silicon package assembly2024
Heterogeneous integration module comprising thermal management apparatus2023
Radome with integrated passive cooling2023
Secure communications using loop-based authentication flow2023
Secure hardware signature and related methods and applications2023