Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Configurable pseudo dual port architecture for use with single port SRAM

Configurable pseudo dual port architecture for use with single port SRAM

US Patent 10032506 · Granted Jul 24, 2018

Estimated economic value: $10,240,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhanced accuracy of bit line reading for an in-memory compute operation by acco2025
Bit line read current mirroring circuit for an in-memory compute operation where2025
At-speed transition fault testing for a multi-port and multi-clock memory2025
In-memory computation circuit using static random access memory (SRAM) array seg2025
Memory architecture supporting both conventional memory access mode and digital 2025
Tuning of read/write cycle time delay for a memory circuit dependent on operatio2025
Adaptive word line underdrive control for an in-memory compute operation where s2025
Static random access memory supporting a single clock cycle read-modify-write op2025
Selective bit line clamping control for an in-memory compute operation where sim2025
Generating service-to-service dependency map from DNS and authentication logs2025
Bit-cell architecture based in-memory compute2024
Adaptive body bias management for an in-memory compute operation where simultane2024