| 12405629 |
High-speed signaling system with ground referenced signaling (GRS) over substrate |
— |
2025-09-02 |
| 12395311 |
Reliable link management for a high-speed signaling interconnect |
Seema Kumar |
2025-08-19 |
| 12353271 |
Error rate interrupts in hardware for high-speed signaling interconnect |
Adithya H. Krishnamurthy |
2025-07-08 |
| 12027198 |
Mitigating duty cycle distortion degradation due to device aging on high-bandwidth memory interface |
Virendra Kumar, Vipul Katyal, Abhijith Ramesh Kashyap |
2024-07-02 |
| 11956342 |
Reliable link management for a high-speed signaling interconnect |
Seema Kumar |
2024-04-09 |
| 11936379 |
Digital delay line calibration with duty cycle correction for high bandwidth memory interface |
Virendra Kumar, Abhijith Ramesh Kashyap, Vipul Katyal, Hao Wei |
2024-03-19 |
| 11899609 |
Frame alignment recovery for a high-speed signaling interconnect |
Seema Kumar |
2024-02-13 |
| 11880265 |
Error rate interrupts in hardware for high-speed signaling interconnect |
Adithya H. Krishnamurthy |
2024-01-23 |
| 11784890 |
Link training through handshake on high-speed interconnect |
Seema Kumar |
2023-10-10 |
| 11575494 |
Link status detection for a high-speed signaling interconnect |
Seema Kumar |
2023-02-07 |
| 11569939 |
Synchronizing a high-speed signaling interconnect |
Adithya H. Krishnamurthy |
2023-01-31 |
| 10317459 |
Multi-chip package with selection logic and debug ports for testing inter-chip communications |
Robert Bloemer |
2019-06-11 |