Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-chip package with selection logic and debug ports for testing inter-chip communications

Multi-chip package with selection logic and debug ports for testing inter-chip communications

US Patent 10317459 · Granted Jun 11, 2019

Estimated economic value: $153,278,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for transmitting in-band cross-chip triggers to maintain high-2025
Test data transfer in multi-die systems2025
Frame alignment recovery for a high-speed signaling interconnect2025
High-speed signaling system with ground referenced signaling (GRS) over substrat2025
Reliable link management for a high-speed signaling interconnect2025
Techniques for performing write training on a dynamic random-access memory2025
Error rate interrupts in hardware for high-speed signaling interconnect2025
Techniques for transferring commands to a dynamic random-access memory2025
Error detection pin encoding scheme to avoid maximum transitions and further imp2025
Mitigating duty cycle distortion degradation due to device aging on high-bandwid2024
Reliable link management for a high-speed signaling interconnect2024
Digital delay line calibration with duty cycle correction for high bandwidth mem2024