Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mitigating duty cycle distortion degradation due to device aging on high-bandwidth memory interface

Mitigating duty cycle distortion degradation due to device aging on high-bandwidth memory interface

US Patent 12027198 · Granted Jul 2, 2024

Estimated economic value: $5,104,729,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Delay line calibration based on derived reference signals2025
Delay line calibration based on derived reference signals2025
Method and system for transmitting in-band cross-chip triggers to maintain high-2025
Test data transfer in multi-die systems2025
Frame alignment recovery for a high-speed signaling interconnect2025
High-speed signaling system with ground referenced signaling (GRS) over substrat2025
Reliable link management for a high-speed signaling interconnect2025
Error rate interrupts in hardware for high-speed signaling interconnect2025
Detection of position overlap (PO) between objects2025
Road usage charging (RUC) determination and reporting techniques2024
Method and system for protecting proprietary information used to determine a mis2024
System and method for determining merchant store number2024