Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital delay line calibration with duty cycle correction for high bandwidth memory interface

Digital delay line calibration with duty cycle correction for high bandwidth memory interface

US Patent 11936379 · Granted Mar 19, 2024

Estimated economic value: $1,446,439,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Delay line calibration based on derived reference signals2025
Delay line calibration based on derived reference signals2025
Method and system for transmitting in-band cross-chip triggers to maintain high-2025
Test data transfer in multi-die systems2025
Frame alignment recovery for a high-speed signaling interconnect2025
High-speed signaling system with ground referenced signaling (GRS) over substrat2025
Reliable link management for a high-speed signaling interconnect2025
Error rate interrupts in hardware for high-speed signaling interconnect2025
Detection of position overlap (PO) between objects2025
Road usage charging (RUC) determination and reporting techniques2024
Mini LED driving power supply and mini LED television2024
Method and system for protecting proprietary information used to determine a mis2024