Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Error detection pin encoding scheme to avoid maximum transitions and further improve signal integrity on high speed graphic memory interfaces

Error detection pin encoding scheme to avoid maximum transitions and further improve signal integrity on high speed graphic memory interfaces

US Patent 12347508 · Granted Jul 1, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for performing write training on a dynamic random-access memory2025
Techniques for performing write training on a dynamic random-access memory2025
Techniques for transferring commands to a dynamic random-access memory2025
Techniques for transferring commands to a dynamic random-access memory2025
Techniques for data scrambling on a memory interface2025
Hardware-efficient PAM-3 encoder and decoder2025
Hardware-efficient PAM-3 encoder and decoder2025
Techniques for reducing DRAM power usage in performing read and write operations2024
Hardware-efficient PAM-3 encoder and decoder2024
Hardware-efficient PAM-3 encoder and decoder2024
Hardware-efficient PAM-3 encoder and decoder2024
Techniques for transferring commands to a dynamic random-access memory2024