Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for reducing DRAM power usage in performing read and write operations

Techniques for reducing DRAM power usage in performing read and write operations

US Patent 12142344 · Granted Nov 12, 2024

Estimated economic value: $2,666,687,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for performing write training on a dynamic random-access memory2025
Techniques for transferring commands to a dynamic random-access memory2025
Error detection pin encoding scheme to avoid maximum transitions and further imp2025
Techniques for data scrambling on a memory interface2025
Hardware-efficient PAM-3 encoder and decoder2025
Hardware-efficient PAM-3 encoder and decoder2024
Techniques for transferring commands to a dynamic random-access memory2024
Techniques for performing write training on a dynamic random-access memory2023
Techniques for performing command address in interface training on a dynamic ran2023
Techniques for performing write training on a dynamic random-access memory2023
Techniques for data scrambling on a memory interface2023
Adaptation of crossing DFE tap weight2017