| 12050852 |
Signal pre-routing in an integrated circuit design |
Wolfgang Roesner, Ali S. El-Zein, Viresh Paruthi, Stephen G. Shuma, Alvan W. Ng +1 more |
2024-07-30 |
| 11907634 |
Automating addition of power supply rails, fences, and level translators to a modular circuit design |
Gavin B. Meil, Kilaus-Dieter Schubert, Benedikt Geukes, Maya Safieddine |
2024-02-20 |
| 11663381 |
Clock mapping in an integrated circuit design |
Stephen G. Shuma, Ali S. El-Zein, Wolfgang Roesner, Viresh Paruthi, Benedikt Geukes +3 more |
2023-05-30 |
| 9495496 |
Non-invasive insertion of logic functions into a register-transfer level (‘RTL’) design |
Ali S. El-Zein |
2016-11-15 |
| 7516424 |
Modeling and simulating a powergated hierarchical element |
Subhrajit Bhattacharya, Daniel R. Knebel, Stephen V. Kosonocky |
2009-04-07 |
| 6324680 |
Synthesis of arrays and records |
Reinaldo A. Bergamaschi, Pradip K. Jha, Rudra Mukherjee, John D. Weaver |
2001-11-27 |
