| 12105667 |
Device with data processing engine array that enables partial reconfiguration |
Juan J. Noguera Serra, Jan Langer, Baris Ozgul, Goran H K Bilski |
2024-10-01 |
| 11669464 |
Multi-addressing mode for DMA and non-sequential read and write patterns |
Goran H K Bilski, Baris Ozgul, David Clarke, Juan J. Noguera Serra, Jan Langer +2 more |
2023-06-06 |
| 11599498 |
Device with data processing engine array that enables partial reconfiguration |
Juan J. Noguera Serra, Jan Langer, Baris Ozgul, Goran H K Bilski |
2023-03-07 |
| 11443091 |
Data processing engines with cascade connected cores |
Peter McColgan, Baris Ozgul, David Clarke, Tim Tuan, Juan J. Noguera Serra +4 more |
2022-09-13 |
| 11372803 |
Data processing engine tile architecture for an integrated circuit |
Goran H K Bilski, Juan J. Noguera Serra, Baris Ozgul, Jan Langer, David Clarke |
2022-06-28 |
| 11336287 |
Data processing engine array architecture with memory tiles |
Javier Cabezas Rodriguez, Juan J. Noguera Serra, David Clarke, Tim Tuan, Peter McColgan +2 more |
2022-05-17 |
| 10824584 |
Device with data processing engine array that enables partial reconfiguration |
Juan J. Noguera Serra, Jan Langer, Baris Ozgul, Goran H K Bilski |
2020-11-03 |
| 10623222 |
Vectorized peak detection for signal processing |
Kaushik Barman, Parag Ashok Dighe, Baris Ozgul |
2020-04-14 |
| 8965942 |
Systems and methods for sample rate tracking |
David P. Rossum, Xiaojun Chen |
2015-02-24 |