| 12248786 |
Instruction set architecture for data processing array control |
Xiao Teng, Tejus Siddagangaiah, Bryan Lozano, Ehsan Ghasemi, Rajeev Patwari +5 more |
2025-03-11 |
| 11429769 |
Implementing a hardware description language memory using heterogeneous memory primitives |
Pradip Kar, Nithin Kumar Guggilla, Chaithanya Dudha |
2022-08-30 |
| 10990736 |
Implementing a circuit design with re-convergence |
Chaithanya Dudha, Krishna Garlapati, Ashish Sirasao |
2021-04-27 |
| 10747502 |
Multiply and accumulate circuit |
Anup Hosangadi, Bing Tian, Ashish Sirasao, Yao Fu, Oscar Fernando C. Fernandez +2 more |
2020-08-18 |
| 10726175 |
Systems for optimization of read-only memory (ROM) |
Chaithanya Dudha, Bing Tian, Ashish Sirasao |
2020-07-28 |
| 10664561 |
Automatic pipelining of memory circuits |
Pradip Kar, Shangzhi Sun, Bing Tian |
2020-05-26 |