| 11774498 |
Multi-rate sampling for hierarchical system analysis |
David W. Winston, Tong Li |
2023-10-03 |
| 11392803 |
Decision boundary enhancement for learning models |
Pravin Kamdar, David W. Winston, Tong Li |
2022-07-19 |
| 10852351 |
Iterative approach to determine failure threshold associated with desired circuit yield in integrated circuits |
Tong Li, David W. Winston, Pravin Kamdar |
2020-12-01 |
| 10762166 |
Adaptive accelerated yield analysis |
David W. Winston, Pravin Kamdar, Tong Li |
2020-09-01 |
| 8825455 |
On-demand table model for semiconductor device evaluation |
Calvin Bittner, Peter Feldmann, Tong Li, Ali Sadigh, David W. Winston |
2014-09-02 |
| 7441213 |
Method for testing the validity of initial-condition statements in circuit simulation, and correcting inconsistencies thereof |
Timothy Lehner, Ali Sadigh, Emrah Acar, Ying Liu, Ivan L. Wemple |
2008-10-21 |
| 6490546 |
Method for obtaining DC convergence for SOI FET models in a circuit simulation program |
Lawrence F. Wagner, Jr. |
2002-12-03 |
| 5418974 |
Circuit design method and system therefor |
Barry G. Craft, Rocco Crea, III |
1995-05-23 |
| 5369594 |
Conjugate gradient method in computer-aided circuit design |
Ching-Chao Huang |
1994-11-29 |
| 4651302 |
Read only memory including an isolation network connected between the array of memory cells and the output sense amplifier whereby reading speed is enhanced |
Ronald W. Knepper, Richard Levi |
1987-03-17 |
