| 12284233 |
Network architecture for parallel data stream analysis and modification |
Ayako Watanabe, Ed VanBaak, Samit Desai, Michael Melusky, Ajay Gollapalli +1 more |
2025-04-22 |
| 11438392 |
Network architecture for parallel data stream analysis and modification |
Ayako Watanabe, Ed VanBaak, Samit Desai, Michael Melusky, Ajay Gollapalli +1 more |
2022-09-06 |
| 11252209 |
Network architecture for parallel data stream analysis and modification |
Ayako Watanabe, Ed VanBaak, Samit Desai, Michael Melusky, Ajay Gollapalli +1 more |
2022-02-15 |
| 10360039 |
Predicted instruction execution in parallel processors with reduced per-thread state information including choosing a minimum or maximum of two operands based on a predicate value |
John R. Nickolls, Robert Steven Glanville |
2019-07-23 |
| 10067768 |
Execution of divergent threads using a convergence barrier |
Gregory Diamos, Vinod Grover, Olivier Giroux, Jack Choquette, Michael A. Fetterman +3 more |
2018-09-04 |
| 9519947 |
Architecture and instructions for accessing multi-dimensional formatted surface memory |
John R. Nickolls, Brian Fahs, Lars Nyland, John Erik Lindholm |
2016-12-13 |
| 8677106 |
Unanimous branch instructions in a parallel thread processor |
John R. Nickolls, Robert Steven Glanville, Guillermo J. Rozas |
2014-03-18 |
| 8615646 |
Unanimous branch instructions in a parallel thread processor |
John R. Nickolls, Robert Steven Glanville, Guillermo J. Rozas |
2013-12-24 |
| 8615541 |
Extended-precision integer arithmetic and logical instructions |
John R. Nickolls |
2013-12-24 |
| 8321849 |
Virtual architecture and instruction set for parallel thread computing |
John R. Nickolls, Henry Packard Moreton, Lars Nyland, Ian A. Buck, Robert Steven Glanville +1 more |
2012-11-27 |
| 6457173 |
Automatic design of VLIW instruction formats |
Shail Aditya Gupta, B. Ramakrishna Rau, Michael Schlansker |
2002-09-24 |
| 5920716 |
Compiling a predicated code with direct analysis of the predicated code |
Michael Schlansker |
1999-07-06 |