| 9298872 |
Apportioning synthesis effort for better timing closure |
Gi-Joon Nam, Thomas E. Rosser |
2016-03-29 |
| 8862417 |
Systems and methods for determining adjustable wafer acceptance criteria based on chip characteristics |
Albert M. Chu, Eric Johnson, William J. Rensch |
2014-10-14 |
| 8782589 |
Soft pin insertion during physical design |
Samuel I. Ward |
2014-07-15 |
| 8726210 |
Optimizing timing critical paths by modulating systemic process variation |
Albert M. Chu |
2014-05-13 |
| 8661391 |
Spare cell insertion based on reachable state analysis |
Samuel I. Ward |
2014-02-25 |
| 7886253 |
Design structure for performing iterative synthesis of an integrated circuit design to attain power closure |
Steven E. Charlebois, Paul D. Kartschoke, John J. Reilly |
2011-02-08 |
| 7873923 |
Power gating logic cones |
Steven E. Charlebois, Paul D. Kartschoke, John J. Reilly |
2011-01-18 |
| 7539968 |
Iterative synthesis of an integrated circuit design for attaining power closure while maintaining existing design constraints |
Steven E. Charlebois, Paul D. Kartschoke, John J. Reilly |
2009-05-26 |
