| 10902893 |
Negative bitline write assist circuit and method for operating the same |
Pramod Kolar, John R. Riley |
2021-01-26 |
| 10818326 |
Negative bitline write assist circuit and method for operating the same |
Pramod Kolar, John R. Riley |
2020-10-27 |
| 9818460 |
Negative bitline write assist circuit and method for operating the same |
Pramod Kolar, John R. Riley |
2017-11-14 |
| 9812189 |
Read and write apparatus and method for a dual port memory |
Pramod Kolar, Wei-Hsiang Ma |
2017-11-07 |
| 9607687 |
Dual-port static random access memory (SRAM) |
Pramod Kolar, Uddalak Bhattacharya, Zheng Guo |
2017-03-28 |
| 9378788 |
Negative bitline write assist circuit and method for operating the same |
Pramod Kolar, John R. Riley |
2016-06-28 |
| 9208853 |
Dual-port static random access memory (SRAM) |
Pramod Kolar, Uddalak Bhattacharya, Zheng Guo |
2015-12-08 |
| 8982659 |
Bitline floating during non-access mode for memory arrays |
Tsung-Yung Chang, Fatih Hamzaoglu, Siufu Chiu, Kevin X. Zhang, Wei-Chih Chen |
2015-03-17 |
| 8868836 |
Reducing minimum operating voltage through hybrid cache design |
Muhammad M. Khellah, Christopher B. Wilkerson, Alaa R. Alameldeen, Bibiche M. Geuskens, Tanay Karnik +1 more |
2014-10-21 |
| 8406073 |
Hierarchical DRAM sensing |
Dinesh Somasekhar, Kevin X. Zhang, Fatih Hamzaoglu, Balaji Srinivasan, Swaroop Ghosh +1 more |
2013-03-26 |
| 7385865 |
Memory circuit |
Muhammad M. Khellah, Dinesh Somasekhar, Yibin Ye, Vivek K. De |
2008-06-10 |
| 6985380 |
SRAM with forward body biasing to improve read cell stability |
Muhammad M. Khellah, Dinesh Somasekhar, Yibin Ye, Ali R. Farhang, Vivek K. De |
2006-01-10 |