| 10984855 |
Methods and systems to selectively boost an operating voltage of, and controls to an 8T bit-cell array and/or other logic blocks |
Jaydeep P. Kulkarni, James W. Tschanz, Vivek K. De, Muhammed M. Khellah |
2021-04-20 |
| 10217509 |
Methods and systems to selectively boost an operating voltage of, and controls to an 8T bit-cell array and/or other logic blocks |
Jaydeep P. Kulkarni, James W. Tschanz, Vivek K. De, Muhammad M. Khellah |
2019-02-26 |
| 9633716 |
Methods and systems to selectively boost an operating voltage of, and controls to an 8T bit-cell array and/or other logic blocks |
Jaydeep P. Kulkarni, James W. Tschanz, Vivek K. De, Muhammed M. Khellah |
2017-04-25 |
| 9627039 |
Apparatus for reducing write minimum supply voltage for memory |
Jaydeep P. Kulkarni, Muhammad M. Khellah, James W. Tschanz, Vivek K. De |
2017-04-18 |
| 9299395 |
Methods and systems to selectively boost an operating voltage of, and controls to an 8T bit-cell array and/or other logic blocks |
Jaydeep P. Kulkarni, James W. Tschanz, Vivek K. De, Muhammad M. Khellah |
2016-03-29 |
| 9153304 |
Apparatus for reducing write minimum supply voltage for memory |
Jaydeep P. Kulkarni, Muhammad M. Khellah, James W. Tschanz, Vivek K. De |
2015-10-06 |
| 8868836 |
Reducing minimum operating voltage through hybrid cache design |
Muhammad M. Khellah, Christopher B. Wilkerson, Alaa R. Alameldeen, Tanay Karnik, Vivek K. De +1 more |
2014-10-21 |
| 8467263 |
Memory write operation methods and circuits |
Jaydeep P. Kulkarni, Muhammad M. Khellah, Arijit Raychowdhury, Tanay Karnik, Vivek K. De |
2013-06-18 |
| 8456923 |
Register file circuits with P-type evaluation |
Ataur Patwary, Eric Kwesi Donkoh, Muhammad M. Khellah, Tanay Karnik |
2013-06-04 |
| 8094505 |
Method and system to lower the minimum operating voltage of a memory array |
Muhammad M. Khellah, Arijit Raychowdhury |
2012-01-10 |