| 12003170 |
Soft-start circuit for power-up |
Jianfeng Liu, Yuquan Huang |
2024-06-04 |
| 11916481 |
Buck constant voltage driver and application circuit thereof |
Yuquan Huang |
2024-02-27 |
| 11664788 |
Chip, self-calibration circuit and method for chip parameter offset upon power-up |
Jianfeng Liu, Yuquan Huang |
2023-05-30 |
| 9252708 |
Class-AB XTAL circuit |
Junshi Qiao, Shafiq M. Jamal, Tao Shui |
2016-02-02 |
| 9178497 |
Precision oscillator with temperature compensation |
Tao Shui |
2015-11-03 |
| 9172361 |
Multi-stage delay-locked loop phase detector |
Praveen Kallam |
2015-10-27 |
| 9048821 |
Low power relaxation oscillator |
Praveen Kallam |
2015-06-02 |
| 9000852 |
Method and apparatus for starting up oscillation |
Junshi Qiao, Pei Wang, Song Chen, Haiqing Zhang, Tao Shui |
2015-04-07 |
| 8704605 |
Class-AB XTAL circuit |
Junshi Qiao, Shafiq M. Jamal, Tao Shui |
2014-04-22 |
| 8692625 |
Precision oscillator with temperature compensation |
Tao Shui |
2014-04-08 |
| 7944277 |
Circuit and methods of adaptive charge-pump regulation |
Shafiq M. Jamal |
2011-05-17 |
| 7919367 |
Method to increase charge retention of non-volatile memory manufactured in a single-gate logic process |
Gang-feng Fang, Wingyu Leung |
2011-04-05 |
| 7768343 |
Start-up circuit for bandgap reference |
— |
2010-08-03 |
| 7671401 |
Non-volatile memory in CMOS logic process |
Gang-feng Fang, Wingyu Leung |
2010-03-02 |
| 7391647 |
Non-volatile memory in CMOS logic process and method of operation thereof |
Gang-feng Fang, Wingyu Leung |
2008-06-24 |
| 7323379 |
Fabrication process for increased capacitance in an embedded DRAM memory |
Fu-Chieh Hsu |
2008-01-29 |
| 7091543 |
Embedded dual-port DRAM process |
Kuo-Chyuan Tzeng, Ming-Hsiang Chiang, Wen-Chuan Chiang |
2006-08-15 |
| 6794254 |
Embedded dual-port DRAM process |
Kuo-Chyuan Tzeng, Ming-Hsiang Chiang, Wen-Chuan Chiang |
2004-09-21 |
| 6686617 |
Semiconductor chip having both compact memory and high performance logic |
Paul D. Agnello, Bomy Chen, Scott W. Crowder, Ramachandra Divakaruni, Subramanian S. Iyer |
2004-02-03 |
| 6670664 |
Single transistor random access memory (1T-RAM) cell with dual threshold voltages |
Kuo-Chyuan Tzeng, Chen-Jong Wang, Wen-Chaun Chiang |
2003-12-30 |
| 6620679 |
Method to integrate high performance 1T ram in a CMOS process using asymmetric structure |
Kuo-Chyuan Tzeng, Chen-Jong Wang |
2003-09-16 |
| 6538287 |
Method and structure for stacked DRAM capacitors and FETs for embedded DRAM circuits |
Chen-Jong Wang |
2003-03-25 |
| 6362041 |
Method and structure for stacked DRAM capacitors and FETs for embedded DRAM circuits |
Chen-Jong Wang |
2002-03-26 |
| 6287913 |
Double polysilicon process for providing single chip high performance logic and compact embedded memory structure |
Paul D. Agnello, Bomy Chen, Scott W. Crowder, Ramachandra Divakaruni, Subramanian S. Iyer |
2001-09-11 |
