Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
MS

Mark E. Schuelein — 13 Patents

Intel: 13 patents #3,167 of 30,777Top 15%
Chandler, AZ: #458 of 3,331 inventorsTop 15%
Arizona: #2,773 of 32,909 inventorsTop 9%
Overall (All Time): #362,438 of 4,157,543Top 9%
13 Patents All Time
Mark E. Schuelein has been granted 13 US patents while listed as an inventor at Intel. The first was granted in 1998 and the most recent in March 2016. Mark E. Schuelein ranks #362,438 of 4,157,543 US inventors in our database (top 8.7%). Patent records list Mark E. Schuelein in Chandler, AZ, US.

Issued Patents All Time

Showing 1–13 of 13 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
9276575 Low leakage state retention synchronizer Senthilkumar Jayapal, Deepak Bhatia 2016-03-01 $12,287,000
8760208 Latch with a feedback circuit Charles E. Dike 2014-06-24 $15,136,000
7659762 Clock synchronizer 2010-02-09 $29,195,000
7649385 Logic with state retentive sleep mode Aurobindo Dasgupta 2010-01-19 $22,167,000
7236032 Ultra-drowsy circuit 2007-06-26 $20,503,000
7139951 Scan enabled storage device 2006-11-21 $16,835,000
7095255 Ultra-drowsy circuit 2006-08-22 $20,862,000
6995435 Apparatus and circuit having reduced leakage current and method therefor 2006-02-07 $20,276,000
6956421 Slave-less edge-triggered flip-flop 2005-10-18 $19,273,000
6800908 Apparatus and circuit having reduced leakage current and method therefor 2004-10-05 $22,015,000
6113648 Method and apparatus for protecting gate electrodes of target transistors in the gate array from gate charging by employing free transistors in the gate array Edward Butler 2000-09-05 $299,695,000
5870326 Information encoding by multiple line selection 1999-02-09 $168,808,000
5793069 Apparatus for protecting gate electrodes of target transistors in a gate array from gate charging by employing free transistors in the gate array Edward Butler 1998-08-11 $73,522,000