{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Intel", "item": "https://www.patentleaderboard.com/company/intel"}, {"@type": "ListItem", "position": 3, "name": "Manjunath Shevgoor", "item": "https://www.patentleaderboard.com/inventor/fl:ma_ln:shevgoor-1"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
MS

Manjunath Shevgoor — 8 Patents

Intel: 8 patents #4,914 of 30,777Top 20%
San Jose, CA: #7,707 of 32,062 inventorsTop 25%
California: #74,834 of 386,348 inventorsTop 20%
Overall (All Time): #600,572 of 4,157,543Top 15%
8 Patents All Time
Manjunath Shevgoor has been granted 8 US patents while listed as an inventor at Intel. The first was granted in 2019 and the most recent in February 2025. Manjunath Shevgoor ranks #600,572 of 4,157,543 US inventors in our database (top 14.4%). Patent records list Manjunath Shevgoor in San Jose, CA, US.

Patents per Year

Patents granted per year, 2019 to 2025Bar chart with a peak of 3 patents in 2020.peak 32019: 1 patents20192020: 3 patents20202021: 2 patents20212023: 1 patents20232025: 1 patents2025

Issued Patents All Time

Showing 1–8 of 8 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
12216581 System, method, and apparatus for enhanced pointer identification and prefetching Sreenivas Subramoney, Stanislav Shwartsman, Anant Vithal Nori, Shankar Balachandran, Elad Shtiegmann +2 more 2025-02-04
11693780 System, method, and apparatus for enhanced pointer identification and prefetching Sreenivas Subramoney, Stanislav Shwartsman, Anant Vithal Nori, Shankar Balachandran, Elad Shtiegmann +2 more 2023-07-04
11080194 System, method, and apparatus for enhanced pointer identification and prefetching Sreenivas Subramoney, Stanislav Shwartsman, Anant Vithal Nori, Shankar Balachandran, Elad Shtiegmann +2 more 2021-08-03 $25,424,000
10915320 Shift-folding for efficient load coalescing in a binary translation based processor Vineeth Mekkat, Xi Chen 2021-02-09 $44,388,000
10860319 Apparatus and method for an early page predictor for a memory paging subsystem Mark Dechene, Faruk Guvenilir, Zhongying Zhang, Jonathan Christopher Perry 2020-12-08 $30,873,000
10761844 Systems and methods to predict load data values Mark Dechene, Stanislav Shwartsman, Pavel I. Kryukov 2020-09-01 $24,773,000
10678692 Method and system for coordinating baseline and secondary prefetchers Seth H. Pugsley, Christopher B. Wilkerson 2020-06-09 $37,008,000
10437590 Inter-cluster communication of live-in register values Sofia Pediaditaki, Ethan Schuchman, Rangeen Basu Roy Chowdhury 2019-10-08 $19,521,000