Larry R. Tate — 21 Patents at Intel

Larry R. Tate has been granted 21 US patents while listed as an inventor at Intel. The first was granted in 1990 and the most recent in October 2016. Larry R. Tate ranks #201,324 of 4,157,543 US inventors in our database (top 4.8%). Patent records list Larry R. Tate in Hopkinton, MA, US.

Patents per Year

Issued Patents All Time

Showing 1–21 of 21 patents

Patent #	Title	Co-Inventors	Date	Approx Value ⓘ
9465237	Automatic focus prescription lens eyeglasses	Simon N. Peffers	2016-10-11	$13,479,000
9054902	Apparatus and system for switching equalization	Sanquan Song, Jian Xu	2015-06-09	$16,785,000
8428114	Transmit equalizer compensation for probe receivers	Harry Rogers	2013-04-23	$13,399,000
7917828	Providing error correction coding for probed data	Richard Glass, Sanjay Dabral, Colin Looi	2011-03-29	$16,404,000
7900098	Receiver for recovering and retiming electromagnetically coupled data	Matthew Becker, Zibing Yang, Qiang Zhang, Todd Hinck	2011-03-01	$14,929,000
7769109	Method and apparatus to perform modulation using integer timing relationships between intra symbol modulation components	—	2010-08-03	$10,607,000
7660349	Transmit equalizer compensation for probe receivers	Harry Rogers	2010-02-09	$29,195,000
7605671	Component-less termination for electromagnetic couplers used in high speed/frequency differential signaling	Tao Liang, Bo Zhang, John Critchlow, Timothy Wig	2009-10-20	$20,186,000
7525723	Circuit board-to-circuit board connectors having electro-optic modulators	Sanjay Dabral, Mohiuddin M. Mazumder, Hai Feng Liu	2009-04-28	$19,079,000
7480330	Method and apparatus to perform modulation using integer timing relationships between intra symbol modulation components	—	2009-01-20	$15,289,000
7342969	Signaling with multiple clocks	Timothy Wig	2008-03-11	$19,082,000
6530014	Near-orthogonal dual-MAC instruction set architecture with minimal encoding bits	Mazhar M. Alidina, Mark E. Thierbach, Sivanand Simanapalli	2003-03-04
6467035	System and method for performing table look-ups using a multiple data fetch architecture	Mark E. Thierbach	2002-10-15
6446193	Method and apparatus for single cycle processing of data associated with separate accumulators in a dual multiply-accumulate architecture	Mazhar M. Alidina, Sivanand Simanapalli	2002-09-03
6272188	Single-cycle accelerator for extremun state search	Mohammad S. Mobin, Sivanand Simanapalli	2001-08-07	$7,950,000
6115805	Non-aligned double word fetch buffer	Douglas J. Rhodes, Mark E. Thierbach	2000-09-05	$67,468,000
6073228	Modulo address generator for generating an updated address	Carl R. Holmqvist, Douglas J. Rhodes, Mark E. Thierbach	2000-06-06	$98,388,000
6029267	Single-cycle, soft decision, compare-select operation using dual-add processor	Sivanand Simanapalli	2000-02-22	$68,300,000
6009128	Metric acceleration on dual MAC processor	Mohammad S. Mobin, Sivanand Simanapalli	1999-12-28	$61,728,000
5889689	Hierarchical carry-select, three-input saturation	Mazhar M. Alidina	1999-03-30	$63,087,000
4967388	Truncated product partial canonical signed digit multiplier	—	1990-10-30	$5,006,000

Larry R. Tate — 21 Patents

Patents per Year

Issued Patents All Time

Patent Widget