{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Intel", "item": "https://www.patentleaderboard.com/company/intel"}, {"@type": "ListItem", "position": 3, "name": "Krishna N. Vinod", "item": "https://www.patentleaderboard.com/inventor/fl:kr_ln:vinod-1"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
KV

Krishna N. Vinod — 6 Patents

Intel: 6 patents #6,200 of 30,777Top 25%
San Jose, CA: #9,609 of 32,062 inventorsTop 30%
California: #94,478 of 386,348 inventorsTop 25%
Overall (All Time): #779,687 of 4,157,543Top 20%
6 Patents All Time
Krishna N. Vinod has been granted 6 US patents while listed as an inventor at Intel. The first was granted in 2016 and the most recent in April 2022. Krishna N. Vinod ranks #779,687 of 4,157,543 US inventors in our database (top 18.8%). Patent records list Krishna N. Vinod in San Jose, CA, US.

Patents per Year

Patents granted per year, 2016 to 2022Bar chart with a peak of 1 patents in 2016.peak 12016: 1 patents20162017: 1 patents20172018: 1 patents20182020: 1 patents20202021: 1 patents20212022: 1 patents2022

Issued Patents All Time

Showing 1–6 of 6 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
11294670 Method and apparatus for performing reduction operations on a plurality of associated data element values Christopher J. Hughes, Jonathan Pearce, Guei-Yuan Lueh, Elmoustapha Ould-Ahmed-Vall, Jorge Parra +2 more 2022-04-05 $18,322,000
11037050 Apparatuses, methods, and systems for memory interface circuit arbitration in a configurable spatial accelerator Sujoyita Kaushikkar, Aniket S. Kakade, Kermin ChoFleming, Ping Zou, Alexey P. Suprun +1 more 2021-06-15 $33,380,000
10817297 Method and apparatus for vector-matrix comparison Christopher J. Hughes, Elmoustapha Ould-Ahmed-Vall, Jorge Parra, Prasoonkumar Surti, Ronen Zohar 2020-10-27 $34,955,000
10102129 Minimizing snoop traffic locally and across cores on a chip multi-core fabric Avinash Sodani, Zainulabedin J. Aurangabadwala 2018-10-16 $21,459,000
9836399 Mechanism to avoid hot-L1/cold-L2 events in an inclusive L2 cache using L1 presence bits for victim selection bias Avinash Sodani, Zainulabedin J. Aurangabadwala 2017-12-05 $17,379,000
9507596 Instruction and logic for prefetcher throttling based on counts of memory accesses to data sources Ashok Jagannathan, Prabhat Jain, Avinash Sodani 2016-11-29 $9,403,000