{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Minimizing snoop traffic locally and across cores on a chip multi-core fabric", "item": "https://www.patentleaderboard.com/patent/10102129"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Minimizing snoop traffic locally and across cores on a chip multi-core fabric

Minimizing snoop traffic locally and across cores on a chip multi-core fabric

US Patent 10102129 · Granted Oct 16, 2018

Estimated economic value: $21,459,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for SRAM less electronic device bootup using cache2025
Instruction set architecture (ISA) format for multiple instruction set architect2024
Streaming engine for machine learning architecture2024
Method and apparatus for performing machine learning operations in parallel on m2024
Power management and staggering transitioning from idle mode to operational mode2024
Method and apparatus for performing machine learning operations in parallel on m2024
Architecture to support color scheme-based synchronization for machine learning2024
Architecture to support tanh and sigmoid operations for inference acceleration i2024
System and method for INT9 quantization2024
System and method to manage power to a desired power profile2024
System and methods for latency reduction for fuse reload post reset2024
System and methods for tag-based synchronization of tasks for machine learning o2023