Jay Heeb — 15 Patents at Intel

Jay Heeb has been granted 15 US patents while listed as an inventor at Intel. The first was granted in 1996 and the most recent in October 2015. Jay Heeb ranks #307,048 of 4,157,543 US inventors in our database (top 7.4%). Patent records list Jay Heeb in Gilbert, AZ, US.

Issued Patents All Time

Showing 1–15 of 15 patents

Patent #	Title	Co-Inventors	Date	Approx Value ⓘ
9158355	Dynamic core switching	Sehat Sutardja, Hong-Yi Chen, Premanand Sakarda, Mark Fullerton	2015-10-13	$1,575,000
6949918	Apparatus having adjustable operational modes and method therefore	Lawrence T. Clark, Michael William Morrow, Gregory B. Tucker, Yuan-Po Ypt Tseng, Ali Minaei	2005-09-27	$20,905,000
6664775	Apparatus having adjustable operational modes and method therefore	Lawrence T. Clark, Michael William Morrow, Gregory B. Tucker, Yuan-Po Ypt Tseng, Ali Minaei	2003-12-16	$48,093,000
6519707	Method and apparatus for dynamic power control of a low power processor	Lawrence T. Clark, Bart R. McDaniel, Tom J. Adelmeyer	2003-02-11	$38,289,000
6430679	Pre-arbitrated bypasssing in a speculative execution microprocessor	—	2002-08-06	$50,822,000
6425086	Method and apparatus for dynamic power control of a low power processor	Lawrence T. Clark, Bart R. McDaniel, Tom J. Adelmeyer	2002-07-23	$72,932,000
5918033	Method and apparatus for dynamic location and control of processor resources to increase resolution of data dependency stalls	Mark A. Schaecher	1999-06-29	$133,089,000
5889975	Method and apparatus permitting the use of a pipe stage having an unknown depth with a single microprocessor core	Paul Gilbert Meyer, Stephen Strazdus, Dennis M. O'Connor, Thomas Adelmeyer, Avery C. Topps	1999-03-30	$45,277,000
5872986	Pre-arbitrated bypassing in a speculative execution microprocessor	—	1999-02-16	$164,702,000
5809550	Method and apparatus for pushing a cacheable memory access operation onto a bus controller queue while determining if the cacheable memory access operation hits a cache	Rahul Shukla, Timothy Jehl	1998-09-15	$52,435,000
5749092	Method and apparatus for using a direct memory access unit and a data cache unit in a microprocessor	Sunil Shenoy, Jimmy Wong	1998-05-05	$55,348,000
5657475	System for protecting memory accesses by comparing the upper and lower bounds addresses and attribute bits identifying unauthorized combinations of type of operation and mode of access	Byron R. Gillespie, Elliot Garbus, Mitchell Kahn, Thomas M. Johnson, Dennis M. O'Connor	1997-08-12	$299,884,000
5590368	Method and apparatus for dynamically expanding the pipeline of a microprocessor	Sunil Shenoy, Jimmy Wong	1996-12-31	$60,124,000
5574923	Method and apparatus for performing bi-endian byte and short accesses in a single-endian microprocessor	Sunil Shenoy, Scott Huck	1996-11-12	$38,860,000
5513337	System for protecting unauthorized memory accesses by comparing base memory address with mask bits and having attribute bits for identifying access operational mode and type	Byron R. Gillespie, Elliot Garbus, Mitchell Kahn, Thomas M. Johnson, Dennis M. O'Connor	1996-04-30	$55,735,000

Jay Heeb — 15 Patents

Issued Patents All Time

Patent Widget