Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for using a direct memory access unit and a data cache unit in a microprocessor

Method and apparatus for using a direct memory access unit and a data cache unit in a microprocessor

US Patent 5749092 · Granted May 5, 1998

Estimated economic value: $55,348,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic core switching2015
Apparatus having adjustable operational modes and method therefore2005
Apparatus having adjustable operational modes and method therefore2003
Method and apparatus for dynamic power control of a low power processor2003
Pre-arbitrated bypasssing in a speculative execution microprocessor2002
Method and apparatus for dynamic power control of a low power processor2002
Method and apparatus for implementing a set-associative branch target buffer1999
Method and apparatus for dynamic location and control of processor resources to 1999
Method and apparatus for implementing a branch target buffer in CISC processor1999
Method and apparatus permitting the use of a pipe stage having an unknown depth 1999
Pre-arbitrated bypassing in a speculative execution microprocessor1999
Computer system employing streaming buffer for instruction preetching1999