| 9760966 |
Parallel processor with integrated correlation and convolution engine |
Joseph S. Stam |
2017-09-12 |
| 8812823 |
Memory disambiguation techniques using counter ratio to selectively disable load/store conflict prediction |
Evgeni Krimer, Idan Mondjak, Jacob Doweck |
2014-08-19 |
| 8549263 |
Counter-based memory disambiguation techniques for selectively predicting load/store conflicts |
Evgeni Krimer, Idan Mondjak, Jacob Doweck |
2013-10-01 |
| 8074131 |
Generic debug external connection (GDXC) for high integration integrated circuits |
Tsvika Kurts, Jason Ratner, Eilon Hazan, Daniel Skaba, Sharon Elmosnino +1 more |
2011-12-06 |
| 7757103 |
Method and apparatus to estimate energy consumed by central processing unit core |
Efraim Rotem, Ittai Anati, Oren Lamdan |
2010-07-13 |
| 7590825 |
Counter-based memory disambiguation techniques for selectively predicting load/store conflicts |
Evgeni Krimer, Idan Mondjak, Jacob Doweck |
2009-09-15 |
| 7577825 |
Method for data validity tracking to determine fast or slow mode processing at a reservation station |
Nicolas Worms |
2009-08-18 |
| 7389406 |
Apparatus and methods for utilization of splittable execution units of a processor |
Zeev Sperber, Sagi Lahav |
2008-06-17 |
| 7024542 |
System and method of reducing the number of copies from alias registers to real registers in the commitment of instructions |
Ronny Ronen, Antonio Gonzalez |
2006-04-04 |
| 6910121 |
System and method of reducing the number of copies from alias registers to real registers in the commitment of instructions |
Ronny Ronen |
2005-06-21 |