| 11604757 |
Processing data in memory using an FPGA |
Preetham M. Lobo, Gaurav Sulagodu Venkatagiri, Siva Sundar A |
2023-03-14 |
| 11513983 |
Interrupt migration |
Timothy J. Schimke, Jesse P. Arroyo, Prathima Kommineni |
2022-11-29 |
| 11188369 |
Interrupt virtualization |
Jesse P. Arroyo, Prathima Kommineni, Timothy J. Schimke |
2021-11-30 |
| 10261917 |
Identifying stale entries in address translation cache |
Manoj Dusanapudi, Shakti Kapoor |
2019-04-16 |
| 10169181 |
Efficient validation of transactional memory in a computer processor |
Manoj Dusanapudi, Shakti Kapoor |
2019-01-01 |
| 9892060 |
Identifying stale entries in address translation cache |
Manoj Dusanapudi, Shakti Kapoor |
2018-02-13 |
| 9720845 |
Identifying stale entries in address translation cache |
Manoj Dusanapudi, Shakti Kapoor |
2017-08-01 |
| 9697138 |
Identifying stale entries in address translation cache |
Manoj Dusanapudi, Shakti Kapoor |
2017-07-04 |
| 9594680 |
Identifying stale entries in address translation cache |
Manoj Dusanapudi, Shakti Kapoor |
2017-03-14 |
| 8019566 |
System and method for efficiently testing cache congruence classes during processor design verification and validation |
Shubhodeep Roy Choudhury, Manoj Dusanapudi, Sunil Suresh Hatti, Shakti Kapoor, Batchu Naga Venkata Satyanarayana |
2011-09-13 |
| 7966521 |
Light weight and high throughput test case generation methodology for testing cache/TLB intervention and diagnostics |
Manoj Dusanapudi, Sunil Suresh Hatti, Shakti Kapoor |
2011-06-21 |
| 7669083 |
System and method for re-shuffling test case instruction orders for processor design verification and validation |
Sampan Arora, Sandip Bag, Shubhodeep Roy Choudhury, Manoj Dusanapudi, Sunil Suresh Hatti +3 more |
2010-02-23 |
| 7647539 |
System and method of testing using test pattern re-execution in varying timing scenarios for processor design verification and validation |
Manoj Dusanapudi, Sunil Suresh Hatti, Shakti Kapoor, Rahul Sharad Moharil, Bhavani Shringari Nanjundiah |
2010-01-12 |
