| 8799846 |
Facilitating the design of a clock grid in an integrated circuit |
Christopher J. Berry, Joseph N. Kozhaya, Susan R. Sanicky, Amanda Christine Venton, Paul G. Villarrubia +1 more |
2014-08-05 |
| 8631378 |
Implementing enhanced clock tree distributions to decouple across N-level hierarchical entities |
Mark R. Lasher, Philip P. Normand |
2014-01-14 |
| 8356264 |
Implementing enhanced clock tree distributions to decouple across N-level hierarchical entities |
Mark R. Lasher, Phillip P. Normand |
2013-01-15 |
| 7454735 |
ASIC clock floor planning method and structure |
Geetha Arthanari, Keith M. Carrig, Mark R. Lasher |
2008-11-18 |
| 7073145 |
Programmable delay method for hierarchical signal balancing |
Thomas W. Fry, Phillip P. Normand |
2006-07-04 |
| 6986116 |
Signal balancing between voltage domains |
Thomas W. Fry, Phillip P. Normand |
2006-01-10 |
| 6204713 |
Method and apparatus for routing low-skew clock networks |
Janice M. Adams, Keith M. Carrig, Roger P. Gregor |
2001-03-20 |
