{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "2025", "item": "https://www.patentleaderboard.com/2025/"}, {"@type": "ListItem", "position": 3, "name": "Intel", "item": "https://www.patentleaderboard.com/2025/company/intel"}, {"@type": "ListItem", "position": 4, "name": "William Hsu", "item": "https://www.patentleaderboard.com/2025/inventor/fl:wi_ln:hsu-6"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
WH

William Hsu — 13 Patents in 2025

Intel: 13 patents #88 of 3,896Top 3%
Hillsboro, OR: #8 of 411 inventorsTop 2%
Oregon: #86 of 3,620 inventorsTop 3%
Overall (2025): #4,472 of 469,880Top 1%
13 Patents 2025

Issued Patents 2025

Showing 1–13 of 13 patents

Patent #TitleCo-InventorsDate
12507464 Gate aligned fin cut for advanced integrated circuit structure fabrication Leonard P. GULER, Moh'd A. Hasan, Biswajeet Guha, Charles H. Wallace, Tahir Ghani +2 more 2025-12-23
12453115 Nanowire transistor structure and method of shaping Erica J. Thompson, Aditya Kasukurti, Ju Hee Kang, Kai Loon Cheong, Biswajeet Guha +1 more 2025-10-21
12402349 Gate-all-around integrated circuit structures having devices with channel-to-substrate electrical contact Biswajeet Guha, Chung-Hsun Lin, Kinyip Phoa, Oleg Golonzka, Ayan Kar +5 more 2025-08-26
12382706 Self-aligned gate endcap (SAGE) architectures with gate-all-around devices Biswajeet Guha, Leonard P. GULER, Dax M. Crum, Tahir Ghani 2025-08-05
12369392 Fabrication of gate-all-around integrated circuit structures having pre-spacer deposition cut gates Leonard P. GULER, Michael K. Harper, Biswajeet Guha, Tahir Ghani, Niels Zussblatt +6 more 2025-07-22
12349394 Dielectric isolation layer between a nanowire transistor and a substrate Bruce Beattie, Leonard P. GULER, Biswajeet Guha, Jun Sung Kang 2025-07-01
12328920 Nanoribbon sub-fin isolation by backside Si substrate removal etch selective to source and drain epitaxy Biswajeet Guha, Chung-Hsun Lin, Anand S. Murthy, Tahir Ghani 2025-06-10
12328905 Cavity spacer for nanowire transistors Biswajeet Guha, Leonard P. GULER, Souvik Chakrabarty, Jun Sung Kang, Bruce Beattie +1 more 2025-06-10
12302632 Non-planar integrated circuit structures having mitigated source or drain etch from replacement gate process Jun Sung Kang, Kai Loon Cheong, Erica J. Thompson, Biswajeet Guha, Dax M. Crum +2 more 2025-05-13
12294006 Gate-all-around integrated circuit structures having insulator substrate Chung-Hsun Lin, Biswajeet Guha, Stephen M. Cea, Tahir Ghani 2025-05-06
12288789 Gate-all-around integrated circuit structures having devices with source/drain-to-substrate electrical contact Biswajeet Guha, Chung-Hsun Lin, Kinyip Phoa, Oleg Golonzka, Tahir Ghani +5 more 2025-04-29
12272737 Gate-all-around integrated circuit structures having adjacent structures for sub-fin electrical contact Biswajeet Guha, Chung-Hsun Lin, Kinyip Phoa, Oleg Golonzka, Tahir Ghani 2025-04-08
12224350 Self-aligned gate endcap (SAGE) architectures with gate-all-around devices Biswajeet Guha, Leonard P. GULER, Dax M. Crum, Tahir Ghani 2025-02-11