| 12124782 |
Machine learning-enabled estimation of path-based timing analysis based on graph-based timing analysis |
Siddhartha Nath |
2024-10-22 |
| 11836641 |
Machine learning-based prediction of metrics at early-stage circuit design |
Ravi Mamidi, Siddhartha Nath, Wei-Ting Chan |
2023-12-05 |
| 11741282 |
Reinforcement learning-based adjustment of digital circuits |
Siddhartha Nath, Yi-Chen Lu, Praveen Ghanta |
2023-08-29 |
| 11636388 |
Machine learning-based algorithm to accurately predict detail-route DRVS for efficient design closure at advanced technology nodes |
Wei-Ting Chan, Siddhartha Nath |
2023-04-25 |
| 11256845 |
Machine-learning driven prediction in integrated circuit design |
Siddhartha Nath, Sudipto Kundu, Ravi Mamidi |
2022-02-22 |
| 9245075 |
Concurrent optimization of timing, area, and leakage power |
Yiu-Chung Mang, Sanjay Dhar, Kok Kiong Lee |
2016-01-26 |
| 8924901 |
Look-up based fast logic synthesis |
Yiu-Chung Mang, Sanjay Dhar, Kok Kiong Lee |
2014-12-30 |
| 7853915 |
Interconnect-driven physical synthesis using persistent virtual routing |
Prashant Saxena, Changge Qiao, Pei-Hsin Ho, Jing C. Lin, Mahesh A. Iyer |
2010-12-14 |