Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
BF

Bruno Fel — 10 Patents

SSStmicroelectronics Sa: 7 patents #910 of 4,662Top 20%
SSStmicroelectronics (Grenoble 2) Sas: 2 patents #154 of 573Top 30%
TSThomson-Csf Semiconducteurs Specifiques: 1 patents #10 of 29Top 35%
Yssingeaux, FR: #9 of 146 inventorsTop 7%
Overall (All Time): #481,000 of 4,157,543Top 15%
10 Patents All Time
Bruno Fel has been granted 10 US patents while listed as an inventor at Stmicroelectronics Sa. The first was granted in 1995 and the most recent in April 2020. Bruno Fel ranks #481,000 of 4,157,543 US inventors in our database (top 11.6%). Patent records list Bruno Fel in Yssingeaux, FR.

Issued Patents All Time

Showing 1–10 of 10 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
10613993 Method for protecting a program code, corresponding system and processor 2020-04-07 $9,316,000
10598728 Scan chain circuit supporting logic self test pattern injection during run time 2020-03-24 $11,132,000
9897653 Scan chain circuit supporting logic self test pattern injection during run time 2018-02-20 $9,401,000
7281119 Selective vertical and horizontal dependency resolution via split-bit propagation in a mixed-architecture system having superscalar and VLIW modes Andrew Cofler, Laurent Ducousso 2007-10-09 $3,290,000
7111152 Computer system that operates in VLIW and superscalar modes and has selectable dependency control Andrew Cofler, Laurent Ducousso 2006-09-19 $5,111,000
6807626 Execution of a computer program Andrew Cofler, Stéphane Bouvier, Laurent Ducousso 2004-10-19 $8,675,000
6732276 Guarded computer instruction execution Andrew Cofler, Laurent Ducousso 2004-05-04 $9,538,000
6546467 Cache coherency mechanism using an operation to be executed on the contents of a location in a cache specifying an address in main memory Glenn Ashley Farrall, Catherine Louise Barnaby 2003-04-08 $18,024,000
6453385 Cache system Andrew Sturges, David May, Glenn Ashley Farrall, Catherine Louise Barnaby 2002-09-17 $13,378,000
5410506 Memory integrated circuit with protection against disturbances Richard Ferrant 1995-04-25