Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory integrated circuit with protection against disturbances

Memory integrated circuit with protection against disturbances

US Patent 5410506 · Granted Apr 25, 1995

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for protecting a program code, corresponding system and processor2020
Scan chain circuit supporting logic self test pattern injection during run time2020
Look-up table architecture2018
Scan chain circuit supporting logic self test pattern injection during run time2018
Look-up table2017
Memory device with dynamically operated reference circuits2017
Pseudo-inverter circuit with multiple independent gate transistors2016
Device having a contact between semiconductor regions through a buried insulatin2016
Tristate gate2016
Circuit and method for sensing a difference in voltage on a pair of dual signal 2016
Sense amplifier with dual gate precharge and decode transistors2016
Eprom cell2016