Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Device having a contact between semiconductor regions through a buried insulating layer, and process for fabricating said device

Device having a contact between semiconductor regions through a buried insulating layer, and process for fabricating said device

US Patent 9490264 · Granted Nov 8, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Look-up table architecture2018
Look-up table2017
Memory device with dynamically operated reference circuits2017
Pseudo-inverter circuit with multiple independent gate transistors2016
Pseudo-inverter circuit with multiple independent gate transistors2016
Tristate gate2016
Circuit and method for sensing a difference in voltage on a pair of dual signal 2016
Sense amplifier with dual gate precharge and decode transistors2016
Eprom cell2016
Charge pump circuit comprising multiple—gate transistors and method of operating2015
Semiconductor memory having staggered sense amplifiers associated with a local c2015
Semiconductor memory having staggered sense amplifiers associated with a local c2015